


## APPENDIX B

# ADD.L

### Description:

The ADD.L instruction adds the low 32 bits of  $R_m$  to the low 32 bits of  $R_n$  and stores the sign-extended 32-bit result in  $R_d$ . Bits  $R_m<32 \text{ FOR } 32>$  and  $R_n<32 \text{ FOR } 32>$  are ignored.

### Operation:



ADD.L $R_m, R_n, R_d$
$\text{source1} \leftarrow \text{SignExtend}_{32}(R_m);$ $\text{source2} \leftarrow \text{SignExtend}_{32}(R_n);$ $\text{result} \leftarrow \text{SignExtend}_{32}(\text{source1} + \text{source2});$ $R_d \leftarrow \text{Register}(\text{result});$


# ADDZ.L

## Description:

The ADDZ.L instruction adds the low 32 bits of  $R_m$  to the low 32 bits of  $R_n$  and stores the zero-extended 32-bit result in  $R_d$ . Bits  $R_m<32 \text{ FOR } 32>$  and  $R_n<32 \text{ FOR } 32>$  are ignored.

## Operation:

ADDZ.L



ADDZ.L  $R_m, R_n, R_d$

```


source1 ← ZeroExtend32( $R_m$ );
source2 ← ZeroExtend32( $R_n$ );
result ← ZeroExtend32(source1 + source2);
 $R_d$  ← Register(result);
    
```

# ADDI.L

## Description:

The ADDI.L instruction adds the low 32 bits of  $R_m$  to the sign-extended value of the immediate  $s$ , and stores the sign-extended 32-bit result in the register  $R_d$ . Bits  $R_m<32 \text{ FOR } 32>$  are ignored.

## Operation:



ADDI.L $R_m, s, R_d$
$\text{source1} \leftarrow \text{SignExtend}_{32}(R_m);$ $\text{source2} \leftarrow \text{SignExtend}_{10}(s);$ $\text{result} \leftarrow \text{SignExtend}_{32}(\text{source1} + \text{source2});$ $R_d \leftarrow \text{Register}(\text{result});$


# SHLLI.L

Description:

The SHLLI.L instruction logically left shifts the lower 32 bits of  $R_m$  by  $s_{<0}$  FOR  $s_{>}$  and stores the sign-extended 32-bit result in  $R_d$ .

Operation:

SHLLI.L



SHLLI.L  $R_m, s, R_d$

```

source1 ← ZeroExtend32( $R_m$ );
source2 ← ZeroExtend5(SignExtend6(s));
result ← SignExtend32(source1 << source2);
 $R_d$  ← Register(result);
    
```


# SHLRI.L

## Description:

The SHLRI.L instruction logically right shifts the lower 32 bits of  $R_m$  by  $s \ll 0$  FOR  $s >$  and stores the sign-extended 32-bit result in  $R_d$ .

## Operation:

### SHLRI.L



### SHLRI.L $R_m, s, R_d$

```


source1 ← ZeroExtend32( $R_m$ );
source2 ← ZeroExtend5(SignExtend6(s));
result ← SignExtend32(source1 >> source2);
 $R_d$  ← Register(result);
    
```

# SHLLD.L

## Description:

The SHLLD.L instruction logically left shifts the lower 32 bits of  $R_m$  by  $R_n < 0 \text{ FOR } 5 >$  and stores the sign-extended 32-bit result in  $R_d$ .

## Operation:




SHLLD.L $R_m, R_n, R_d$
$\text{source1} \leftarrow \text{ZeroExtend}_{32}(R_m);$ $\text{source2} \leftarrow \text{ZeroExtend}_5(R_n);$ $\text{result} \leftarrow \text{SignExtend}_{32}(\text{source1} \ll \text{source2});$ $R_d \leftarrow \text{Register}(\text{result});$

# SHLRD.L

## Description:

The SHLRD.L instruction logically right shifts the lower 32 bits of  $R_m$  by  $R_n < 0$  FOR  $s >$  and stores the sign-extended 32-bit result in  $R_d$ .

## Operation:



SHLRD.L  $R_m, R_n, R_d$

```


source1 ← ZeroExtend32( $R_m$ );
source2 ← ZeroExtend5( $R_n$ );
result ← SignExtend32(source1 >> source2);
 $R_d$  ← Register(result);
    
```

# SHARD.L

## Description:

The SHARD.L instruction arithmetically right shifts the lower 32 bits of  $R_m$  by  $R_n < 0$  FOR  $S >$  and stores the sign-extended 32-bit result in  $R_d$ .

## Operation:



SHARD.L $R_m, R_n, R_d$
$source1 \leftarrow \text{SignExtend}_{32}(R_m);$ $source2 \leftarrow \text{ZeroExtend}_5(R_n);$ $result \leftarrow \text{SignExtend}_{32}(source1 \gg source2);$ $R_d \leftarrow \text{Register}(result);$





# LDHI.L

Description:

Load the high part of a misaligned, signed long-word from memory to a general-purpose register.

Operation:





# LDLO.L

## Description:

Load the low part of a misaligned, signed long-word from memory to a general-purpose register.

## Operation:





# STHI.L

Description:

Misaligned store of the high part of a long-word from a general-purpose register to memory.

Operation:




# STLO.L

Description:

Misaligned store of the low part of a long-word from a general-purpose register to memory.

Operation:



STLO.L  $R_m, s, R_y$

```

base ← ZeroExtend64( $R_m$ );
offset ← SignExtend6(s);
value ← ZeroExtend32( $R_y$ );
address ← ZeroExtend64(base + offset);
count ← 4 - (address ∧ 0x3);
IF (IsLittleEndian())
    start ← 0;
ELSE
    start ← (4 - count) × 8;
count8 ← count × 8;
MisalignedWriteMemorycount8(address, value< start FOR count8 >);
    
```